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Abstract. In this paper, a field programmable analog 
array (FPAA) is proposed. The proposed FPAA consists of 
seven configurable analog blocks (CABs) arranged in 
a hexagonal lattice such that the CABs are directly con-
nected to each other. This structure improves the overall 
frequency response of the chip by decreasing the parasitic 
capacitances in the signal path. The CABS of the FPAA is 
based on a novel fully differential digitally programmable 
current conveyor (DPCCII). The programmability of the 
DPCCII is achieved using digitally controlled three-bit 
MOS ladder current division network. No extra biasing 
circuit is required to generate specific analog control volt-
age signals. The DPCCII has constant standby power 
consumption, offset voltage, bandwidth and harmonic 
distortions over all its programming range. A sixth-order 
Butterworth tunable LPF suitable for WLAN/WiMAX re-
ceivers is mapped on the proposed FPAA. The filter power 
consumption is 5.4 mW from 1 V supply; its cutoff fre-
quency is tuned from 5.2 MHz to 16.9 MHz. All the circuits 
are simulated using 90nm CMOS technology from TSMC. 
All simulations are carried out using Cadence. 
Keywords 
Current division network; digitally programmable 
current conveyor; field programmable analog array; 
tunable WLAN/WiMAX receivers. 
1. Introduction 
Field programmable analog array (FPAA) is a recon-
figurable hardware platform used for analog circuits design 
verification. The FPAA chip can be used to realize differ-
ent analog circuits such as continuous time filters, variable 
gain amplifiers, oscillators etc [1]. The FPAA is an array of 
Configurable Analog Blocks (CAB) connected together. 
The CAB is implemented using an analog active circuit 
like voltage op-amp [2], Operational Trans-conductance 
Amplifier (OTA) [1] or Current Conveyor (CC) [3]. These 
circuits can be designed with programmable or constant 
characteristics. The CABs are connected together using 
an interconnecting network so that the voltage and current 
signals are able to propagate from one CAB to another 
inside the chip [1-4]. FPAA is a perfect candidate to realize 
multi-standard receiver like WLAN/WiMAX. This is 
attributed to the fact that the chip can realize filters and 
amplifiers with tunable specs. However; the linearity and 
power consumption of the receiver will depend solely on 
the basic active circuit used inside the FPAA. 
Current conveyors (CCs) are excellent candidate 
active circuit for the FPAA. CCs were introduced in [5-6]; 
they are suitable for high frequency voltage mode applica-
tions. The second generation current conveyor (CCII) is 
a three terminal active circuit named Y, X and Z. A unity 
gain voltage and current mode amplifiers are realized 
between Y-X and X-Z terminals respectively for the CCII. 
A programmable versions of the CCII were given in [7-8] 
by introducing a digitally controlled programmable current 
factor between X and Z terminals. The DPCCII circuit 
symbol is shown in Fig. 1 and its terminal characteristics 
are given by (1)  
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where α (0 ≤ α ≤ 1) is a digitally programmable gain factor. 

  
Fig. 1.  DPCCII circuit symbol. 
The DPCCII circuit in [8] programmed the current 
between X and Z using CMOS current division network 
(CDN). However; the used CDN needed extra circuitry to 
generate variable biasing voltages to ensure that all the 
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circuit transistors are in the saturation mode and this fea-
ture will reduce significantly the hardware complexity of 
the proposed FPAA. 
In this paper, a novel realization of a fully differential 
DPCCII is presented using a different CDN that doesn’t 
need external biasing circuit. The DPCCII is tuned by 
means of three-bit digital control codeword. The proposed 
DPCCII has constant standby power consumption, offset 
voltage, bandwidth and linearity all over its programming 
range. The DPCCII is used as the basic circuit for a hex-
agonal FPAA. The FPAA is digitally controlled and no 
interconnection network is used for signal routing to 
increase the chip efficiency. The FPAA is used to realize 
a sixth-order Butterworth tunable LPF for WLAN/WiMAX 
receivers. The paper is organized as follows; in Section 2 
the proposed DPCCII based FPAA is given, in Section 3 
the proposed DPCCII realization is proposed, in Section 4 
a sixth-order LPF is simulated using the proposed FPAA, 
and finally the paper is concluded in Section 5. 
2. Proposed Realization of DPCCII 
Based FPAA 
The proposed FPAA consists of seven CABs based 
on the DPCCII. The DPCCII operates as a voltage mode 
active circuit by connecting X and Z terminals to resistive 
loads so that the Y and Z terminals are used as the input 
terminal and the output respectively. The main advantage 
of the proposed DPCCII is that it can be turned off by 
setting the parameter ‘α’ to zero using the code word ‘000’. 
Thus; no programmable switches exist between the differ-
ent CABs. As the CAB can be turned on/off via the MOS 
switches of the CDN existing inside the DPCCII. 
The proposed FPAA structure eliminates the need to 
global interconnection wires in the FPAA [9]; which im-
proves the overall frequency response of the chip by de-
creasing the parasitic capacitances in the signal path. This 
can be achieved as long as the outputs of the circuits used 
inside the CAB can be set to null. Removing the intercon-
nection network that was implemented using switches in 
previous designs [1-4] improved the frequency response of 
the chip because it reduced the total parasitic capacitance 
in the signal path.  
The CAB basic circuit is shown in Fig. 2a while the 
FPAA architecture is shown in Fig. 2b. The six CABs at 
the edges of the FPAA consist of three DPCCIIs while the 
CAB at the center consists of six DPCCIIs. The CABs 
located at the edges of the FPAA contain three DPCCII 
named ‘A, B, and C’. For simplicity; single ended 
DPCCIIs are drawn inside the CABs as shown in Fig. 2. At 
the center of each CAB, a differential port is used as an 
input voltage port or as an output current port. This differ-
ential port is connected to the Y terminal of the DPCCIIs 
inside each CAB. As for the Z terminal of the DPCCIIs 
inside the CAB, each one of them is connected to the dif-
ferential port located at the center of another neighboring 
CAB.  
 
Fig. 2a. CAB basic building circuit. 
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Fig. 2b.  Proposed DPCCII based FPAA architecture. 
To realize active filters on FPAA, negative feedback 
connections are required to be able to realize different filter 
responses. Thus, circuit ‘C’ output is connected in a nega-
tive form to provide negative feedback. As for the centered 
CAB; it consists of six DPCCIIs ‘A, B, C, D, E and F’. 
Their Y ports are connected to the differential port at the 
center of the CAB while their Z ports are connected to 
another adjacent CAB’s differential port. 
The proposed FPAA can be used also to design dif-
ferent voltage mode analog signal processing applications; 
simply by connecting the X and Z terminals to resistive/ca-
pacitive loads. The summed current at the differential port  
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of each CAB can be used as the FPAA output current sig-
nal. According to the load connected at the output port, 
different analog signal processing application can be real-
ized such as VGAs, integrators, filters etc. Choosing the 
passive loads to be placed off chip will save a tremendous 
area and will not lead to increase the number of the chip 
I/O pins. The implementation of the loads is left optional to 
the FPAA user; whether the loads are made programmable 
or constant. If the loads are chosen to be programmable 
then the tuning accuracy will be significantly improved. 
The proposed FPAA has a total of 14 I/O pins. The 
DPCCIIs inside the CABs are programmed using shift 
registers (SR) and inverters. Each DPCCII is programmed 
using a three bit codeword and its complement. A serial 9-
bit SR is used to program the edged CABs and an 18-bit 
SR is used for the centered CAB. This control method adds 
7 pins to the FPAA chip. Comparing the presented FPAA 
and the one in [9], the tuning scheme is much simpler and 
no need for external biasing voltages storage or generation. 
In addition the power consumption has been significantly 
improved. 
3. Proposed Realization of DPCCII 
3.1 Review of Programmable Current 
Conveyors 
Many single ended and fully differential realizations 
for the CCII were proposed [5], [6]. The CCII can be de-
signed by cascading a voltage follower and a current fol-
lower to achieve the required I-V characteristics. To design 
a programmable CCII; two approaches were used. The first 
approach is using current mirrors to scale the current at the 
Z port [8]. However; this method suffered from transistor 
mismatching problems. The second one is using a current 
division network (CDN) added in cascade with the current 
follower. Thus; the Z port current becomes a scaled copy 
of the X port current [7]. 
The CDN consists of a number n of current division 
cells connected in cascade. Each cell divides the current 
flowing in to two halves. One half goes to the next cell and 
the other half flows into one of two parallel MOS switches 
controlled using a digital bit and its complement. Finally, 
all the currents of the cells controlled using the bits an are 
added together to give the CDN’s first output current Io1; 
while the switches controlled using an and the last cell 
current are added to give the CDN’s second output current 
Io2. The values of the CDN output currents and the current 
programming factor are given as follows: 
 ino II 1 , (2) 
 ino II )1(2  , (3) 
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2
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The current division factor α changes with the digital 
codeword applied to the CDN an - 0. The CDN used in [7] 
was based on differential amplifiers (DAs) biased using 
constant current sources; if the CDN input current is in-
jected at the DAs sources while their gate voltages are the 
same, then the input current will be divided equally be-
tween the DAs transistors. The main disadvantages of the 
CDN in [7] are the use of current sources which increased 
the circuit power consumption. In addition, the DAs gate 
voltages must be tuned with every codeword to ensure the 
DAs would stay in the saturation region. In the following 
subsection, a newly proposed digitally programmable CCII 
(DPCCII) is designed using two fully differential CCIIs 
and three-bit MOS ladder CDNs given in [10].  
3.2 Novel DPCCII Realization 
The proposed DPCCII block diagram is shown in 
Fig. 3. The circuit consists of two fully differential CCII 
and two three-bit MOS ladder CDNs. The first CCII 
conveys the differential voltage applied to the Y port to the 
X port and then converts it to a current using a grounded 
resistor R. Then; the X port current is conveyed to the Z 
port. This current flows into a three-bit MOS ladder CDN. 
The current division factor changes with the digital 
codeword applied to the CDN a2a1a0.  
 
Fig. 3.  Proposed DPCCII block diagram. 
The CDN is shown in Fig. 4; it consists of only MOS 
transistors that operates as resistors and switches at the 
same  time.  In  this  CDN; the  current  division  principle  
 
Fig. 4. Circuit diagram of a three-bit MOS CDN. 
depends on the fact that the value of the equivalent resis-
tance seen at each cell output node -the one connected to 
the next cell and the one to the switches- are equal irre-
spective of the MOS transistors DC operating mode. This 
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can be achieved only when the output current nodes Io1 and 
Io2 potentials are set to zero [10]. Thus; another grounded 
Y port CCII is used such that its X port is connected to the 
CDN first output node to satisfy the virtual ground condi-
tion at the CDN outputs. This X port differential current is 
conveyed to the Z port current such that the relation be-
tween the differential voltage of Y port and the Z port 
differential current is given by (5). The CCII circuit used 
for this proposed realization was given in [11].  
 yxz VR
II   .  (5) 
The CCII used is shown in Fig. 5. The circuit consists 
of two differential amplifiers (DAs) composed from  
M1-M2 and M3-M4. One transistor from each DA is con-
nected to the highest supply and the other transistor is 
connected to a constant current source M5-M6. The two 
DAs are biased using current sources formed with M7-M8. 
The voltage following action is carried out by forcing the 
two DAs to have the same differential and common mode 
currents. The current following action is done through the 
class AB output stages M11-M12, M20-M21 and  
M15-M16, M22-M23. The stand by current of the output 
stage is controlled via transistors M9-M10, M13-M14 and 
M17-19. The circuit was proposed in [11]. Since in this 
work the CCII is used in a hierarchal structure; it was nec-
essary to control the common mode value of the output 
terminal. Thus, two transistors are used for that purpose 
M24-M25. A classical common mode feedback circuit is 
used to generate the voltage signal VCMFB to adjust the 
output voltage value. 
 
Fig. 5. CCII circuit diagram [11]. 
The DPCCII is designed and simulated using 90nm 
TSMC CMOS technology model under balanced supply 
voltage of ±0.5 V with Virtuoso. The aspect ratio of the 
CCII transistors is given in Tab. 1. The DPCCII is tested 
while varying the codeword a2a1a0.  
The digital bit ‘1’ and ‘0’ is given by 0.5 V and  
-0.5 V respectively. The proposed DPCCII has constant 
standby power at 0.6 mW. The voltage gain open circuit 
bandwidth and the current gain short circuit bandwidth are 
also constant at 340 MHz and 540 MHz respectively. The 
X terminal offset voltage and finite output resistance is less 
than 10 mV and 49 Ω respectively; they are constant for all 
the combinations of the codeword. The voltage conveying 
action between Y and X under open circuit load is shown 
in Fig. 6 while the derivative of the programmable current 
conveying action between X and Z terminal under short 
circuit load –Y is grounded- is shown in Fig. 7. 
 
Transistor W(µm) L(µm) 
M1, M2, M3, M4 15 0.36 
M5, M6 0.18 0.18 
M7, M8 10 0.54 
M9, M10, M13, M14 1 0.9 
M11, M15, M20, M22 30 0.36 
M12, M16, M21, M23 15 0.36 
M17 28 0.18 
M18 14 0.18 
M19 20 0.36 
M24, M25 0.18 0.18 
Tab. 1. Aspect ratios of simulated CCII. 
 
Fig. 6. Voltage conveying action between Y and X terminals. 
 
Fig. 7. Derivative the ratio between the Z terminal current to 
the Y terminal voltage. 
The voltage conveying action is achieved with range 
±0.2 V while the current programming is achieved over 
with range ±200 µA. The magnitude response of the 
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DPCCII voltage and current gains are shown in Fig. 8 and 
9 respectively. The offset voltage and finite resistance at X 
terminal are shown in Fig. 10 and 11 respectively. The 
third harmonic distortion of the voltage gain is measured at 
different codeword combinations. The HD3 of the Z termi-
nal current at Y terminal input voltage of 1 MHz and 
200 mVpp is measured while varying the codeword.  
The simulation result is given in Tab. 2. The HD3 of Z 
terminal current for different codeword is less than  
-47.9 dB. 
 
Fig. 8. Magnitude response of the voltage conveying action 
between Y and X terminals. 
 
Fig. 9. Magnitude response of the current programming 
between the X and Y terminals. 
 
Fig. 10. Offset voltage at X terminal. 
 
Fig. 11. Finite resistance at X terminal. 
 
 
Codeword 
a2a1a0 
α Theoretical α Simulated HD3 [dB] 
000 0 5e-12 -- 
001 0.125 0.121 -51.8 
010 0.25 0.241 -48.57 
011 0.375 0.351 -47.9 
100 0.5 0.485 -51.9 
101 0.625 0.581 -56.9 
110 0.75 0.713 -55.4 
111 0.875 0.826 -61.7 
Tab. 2. The Z terminal current division factor and its HD3. 
The temperature variation effect on the DPCCII Z 
terminal current is tested while varying the codeword. The 
differential current variation ranged from 107 fA to 4 fA as 
shown in Fig. 12.  
 
Fig. 12. Differential Z current variation with temperature.  
 
 
Parameter This work The work in [7] 
Technology 0.09µm 0.5µm 
Power supply ±0.5V ±1.5V 
Voltage 
conveying range 
% from the 
voltage supply 
40% 66.6% 
Power dissipation 0.6mW 2.7mW 
THD @200mV- 
1 MHz 
Less than           -
47dB Less than -40dB 
Tab. 3. Comparison between the proposed DPCCII and the 
previous work. 
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Monte Carlo simulation is performed to test the 
variation in the ratio between the Z terminal differential 
current to the X terminal differential current versus 20% 
mismatching and process variations as shown in Figs. 13 
and 14 respectively. The value of α is 0.875. As seen from 
the simulations the variation is very small. 
 
Fig. 13. Ratio between the differential Z current to the 
differential X current variation with respect to 20% 
mismatch errors. 
 
Fig. 14. Ratio between the differential Z current to the 
differential X current variation with respect to 20% 
process variation 
Comparison between the proposed realization and the 
one given in [7] is presented in Tab. 3. The power dissipa-
tion of the proposed realization is much less than the one in 
[7]. The 3-dB bandwidth of the proposed work is also 
higher. The total harmonic distortion is less than -47dB at 
1 MHz operating frequency with the input voltage ampli-
tude at the 200 mVpp; which is higher than the one in [7]. 
4. Sixth-order Butterworth Tunable 
LPF 
The proposed FPAA is used to realize a sixth-order 
Butterworth tunable voltage mode LPF. The filter is 
designed using cascading technique of three second-order 
biquad sections [12]. The filter is mapped on the FPAA as 
shown in Fig. 15. The biquad’s transfer function, cutoff 
frequency, quality factor, DC gain are given by the 
following equations: 
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Fig. 15.  Sixth-order DPCCII based LPF mapped on the FPAA. 
The WLAN/WiMAX receiver cutoff frequency 
ranges from 8.1 MHz to 13.5 MHz. The proposed filter’s 
cutoff frequency can be tuned by varying α2 however the 
filter’s quality factor will vary, too. Consider the following 
selection of the design parameters: R1 = R2 = R3 = R4 = R, 
C2 = 3C1, α1 = α3 = 0.875. 
The input voltage is at CAB1 and the output is taken 
from CAB2. The second-order sections are mapped to 
circuits ‘B1, C7, A6’, ‘B6, A5, C4’ and ‘A4, B3, C2’. The 
resistors R are the ones connected to the DPCCIIs X termi-
nals. The FPAA is simulated with the filter mapped on it 
with the following values for R, C1 and C2 selected as 
1.1 kΩ, 2 pF and 6 pF respectively. The current program-
ming factor α1, α2 and α3 are the ones for circuits ‘B1, B6, 
A4’, ‘ C7, A5, B3’ and ‘A6, C4, C2’ respectively. The 
tuning of the cutoff frequency is done by varying α2. The 
value of α1 and α3 are selected at 0.875 to give DC gain 
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0 dB. The magnitude response of the filter is shown in 
Fig. 16. Summary of the filter’s simulation results is given 
in Tab. 4. The output referred noise density at the filter’s 
cutoff frequency is measured. 
 
Fig. 16. Magnitude response of the sixth-order tunable LPF. 
 
 
Codeword 
a2a1a0 
fo 
[MHz] 
DC 
gain[dB] 
Noise 
[nV/√Hz] 
010 5.2 -6.6 108 
011 6.2 -4.1 141 
100 8.5 -3 100 
110 13.9 0 104 
111 16.9 1.2 100 
Tab. 4. Proposed filter simulation results. 
5. Conclusion 
A newly proposed FPAA is introduced. The proposed 
FPAA can be used to realize high frequency applications 
because no interconnecting network is used. The FPAA 
consists of seven CABs arranged in a hexagonal lattice. 
The CABs are designed using digitally controlled fully 
differential current conveyor (DPCCII) with total standby 
power of 14.4 mW. The DPCCII circuit has constant 
standby power of 0.6 mW, bandwidth of 100 MHz, offset 
voltage of 2 mV@500 µA, THD less than -47 dB 
@200 mV-1 MHz all over its tuning range. The DPCCII is 
used to realize a hexagonal FPAA with total standby power 
of 14.4 mW. The FPAA is used to realize a sixth-order 
tunable Butterworth LPF for WLAN/WiMAX receivers. 
The filter’s cut-off frequency is tuned from 5.2 MHz to 
16.9 MHz. 
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